Abstract
Introduction
In good olden days, multiplication was usually executed via a series of addition, subtraction, and shift operations. Presently, electronic applications make ample use of Digital Signal Processing, based on huge number of arithmetic operations. Multiplication is one of them, reflected as repetitive additions. The number to be added is the multiplicand, the number of times added is the multiplier, and the end result is the product. Multiplication comprises of two basic operations -creation of partial products and accumulation. Process can be in two ways: reducing number of partial products and/or accelerating accumulation. System's presentation primarily depends on multiplier performance. The final Carry Look Ahead (CLA) [8] adder and The Carry Save Adder (CSA) tree used for speediness operation.
Motivation
Implementations of shift and add multipliers can elevate performance over software synthesis, but are still slow. The reason is that as each supplementary partial-product is summed a carry must be propagated from the least significant bit (LSB) to the most significant bit (MSB). This carry propagation is overwhelming, and must be repeated for each partial product to be summed. Such a technique was first proposed by Booth [6] . The original Booth's algorithm [1] [6] closest strings of l's by using the property that: 2 + 2(n-1) + 2(n-2) + . . . + 2hm) = 2(n+l) -2(n-m). Although Booth's algorithm yields at most N/2 encoded partial products from an N bit operand, the number of partial products produced differs. As a result, modified versions of Booth's algorithm for hardware multipliers are used. Modified Booth Encoding, halves the number of partial products to be summed.
Modified Booth Multiplier
Modified Booth (MB) [6, 7, 11] is used in multiplication. This generates at most n/2+1 partial product; it is a redundant signed-digit radix-4 encoding technique. It decreases the partial products to half in multiplication relating to any other radix-2 version. Table   ( ) ̅̅̅̅̅
Summation to Efficient Modified Booth Recoding Technique (S-MB)

Structured Signed Arithmetic
Increasing multiplier piece is by means of encoding techniques to reduce the number of partial products to be summed. Conventional and signed HAs and FAs [1, 10] are to be used, each of the three schemes can be easily applied in either signed (2's complement representation) or un-signed numbers which consist of odd or even number of bits. In the following techniques, both inputs are in 2's complement form for signed and unsigned consist of bits 2k in case of even or 2k+1 bits in case of odd bit-width [9] considered. In these S-MB recoding techniques, recoding the sum of two consecutive bits of the input A (a2j, a2j+1) with two consecutive bits of the input B (b2j, b2j+1) converted into one MB digit Y J MB . More precisely, two types of signed HAs used which are referred as HA* and HA**. 
Unsigned Input Numbers
If the input numbers A and B are signed, their MSB is positively (filled by 0) signed. Below represents are S-MB schemes for even bit-width of A and B. The basic recoding block in all schemes remains unchanged. 
Fused Add Multiply Implementation
The proposed Fused Add Multiply design [4] represented in Figure 7 , the multiplier is a parallel one depends on the MB algorithm. Let us consider the product X. Y. The term Y = ( ) 2's is encoded based on the MB algorithm [1, 10] and multiplied with X = ( ) 2's. Both X and Y consist of n=2k bits and are in 2's complement type. Equation (2) describes the generation of k partial products:
The generation of the i-th bit of the partial product is given by next expression
After generation of partial products, they are added, suitably weighted, through a Wallace Carry-Save Adder (CSA) tree along with the Correction Term (CT) which is specified by the following equation (4) 
Results
An Efficient Modified Booth Recoding techniques based 16-bit signed and unsigned multipliers were designed in FAM model and simulated using Xilinx tool on Spartan 3E having device specifications as xc3s100E-4tq144 and power 33.61 mW. The performance comparison of 16-bit signed and unsigned multiplier parameters are shown in Tables 2 &  3 . According to Table 2 , it is clearly observed that SMB-3 is proficient in case of power and number of elements (LUT's) than the other two schemes. The RTL schematic and Simulation results of 16-bit Signed multiplier are shown in Figure 8 and Figure 9 . 
Results of 16-bit Signed Multiplier
Conclusion
In this paper, design of 16-bit signed and unsigned multipliers based on EMBR techniques in fused add-multiply were explored. The proposed designs show major improvement in terms of power consumption, number of elements and delay. From the simulation results, we are clearly concludes that SMB3 will gives the better performance for 16-bit signed multiplier and SMB-1 will gives better performance in design of 16-bit unsigned multiplier in terms of power consumption, number of elements and delay. In future, the proposed EMBR based both signed and unsigned multiplier designs can be improved for more number of even and odd bit widths.
